豪威(Omnivision)筆試題目(2005)
面試筆試3.09W
Omnivision examiner use only
2005 china career fair exam
1 logic design
e is a fifo design which the clock of data input is running at 100mhz,while the clock of data output is running at input data is a fix pattern .800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no big the fifo should be in order to avoid data over/under_run?please select the minimum depth below to meet the requirement.
A.160 b.200 c.800 d .1000
osedly there is acombinational circuit between two registers driven by a will you do if the delay of the combinational circuit is greater than the clock signal?
reduce clock frequency increase clock frequency
make it pipelining d to make it multi_cycle
h of the follow circuits can generate gitch free gated_clk?
ys@(posedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(posedge clk) gated <=en;assign gated_clk=gated|~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated|~clk;
’re working on a specification of a system with some digital parameter has min,typ and max h column would you put setup and hold time?
p time in max,hold time in min
p time in min,hold time in max
in max
in min
e are 3 ants at 3corners of a triangle. They randomly start moving towards another is the probability that won’t collide?
a.0
b.1/8
c/1/4
d.1/3
you look at a clock and the time is 3: is angle between the hour and the minute hand?
a.0
b.360/48
3.360/12
d.360/4
many times per day a clock’s hands overlap?
a.11
b.22
c.24
d.26
8.d flip-flop :t_setup=3 ns; t_hold =1 ns; t_ck2q= is the max clock frequency the circuit can handle?
A.200mhz
b.250mhz
c.500mhz
d.1ghz
ical design
re tape-out,which routine check should be performed for your layout database in 0.18 um process?
&antenna
lation
to fix antenna effect?
the wire wider and shorter
ge lower metal to upper metal
ect with diode of metal and diffusion
ge upper metal to lower metal
e.b&c
se expain lvs
c versus schematic
ut versus schematic
ut via synthesis
c via synthesis
to control clock skew?
balanced clock tree
ease the fanout
clock buffer evenly
ease clock latency
to avoid hold_time violation?
r the clock speed
clock arrive later
clock arrive earlier
data arrive later
data arrive earlier
kinds of factors reflect good floor plan?
routing
timing met
gh power supply
d.a&b
e.a&b&c
cause cell delay?
t-pin transition time
ut-pin capacitance.
ut-pin resistance
d.a&b
e.b&c
need i/o pads for each chip?
protection
age level shift
h-up prevention
d.a&c
e.a&b&c
h one is worse-case in 0.18um process?
1.1.8v,25c
2.1.98v,125c
3.1.62v,-40c
4.1.62v,125c
5.1.98v,-40c
power plan is not good,what’ll happen to the chip?
a.hot-spot
age drop
ng not met
ing is tough
of above
itecture design
are two images,the first image has a person in front of a blackboard in a classroom and the second image has a person in front of a lush two images are compressed using the jpeg algorithm.
first image will have larger file size.
second image will have a larger file size.
would you round a 10b number,x,at the 3rd(上角)bit?
a.(x>>2)<<2.
b.(x>>3)<<3.
c.((x+4)>>2)<<2
d.((x+4)>>2)<<3
e.((x+8)>>2)<<3
f.((x+8)>>3)<<3
happens if the number in 2 is negative?
A ignore
it absolute ,do the operation in 2,and add sign back
of the above
would you multiply a 4 in hardware?
4 adders each is offset from the provious adder by 1bit.
a booth multip;ier with 4b coefficient.
wires.
a barrel shifter.
is a fifo?what is a filo?which one is a queue? Which one is a stack?
is a queue and filo is a stack.
is the name of a dog. Filo is the name of a cat.
is a stack and filo is a queue.
would you design a barrel shifter?
multiple stages of 2乘2 multiplexers
a crossbar switch that can switch any inputs to any outputs
a clos network
muxes to switch between all combinations of hardwired shifts.
還有chip verification、algorithm design、hardware design、analog design。
2005 china career fair exam
1 logic design
e is a fifo design which the clock of data input is running at 100mhz,while the clock of data output is running at input data is a fix pattern .800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no big the fifo should be in order to avoid data over/under_run?please select the minimum depth below to meet the requirement.
A.160 b.200 c.800 d .1000
osedly there is acombinational circuit between two registers driven by a will you do if the delay of the combinational circuit is greater than the clock signal?
reduce clock frequency increase clock frequency
make it pipelining d to make it multi_cycle
h of the follow circuits can generate gitch free gated_clk?
ys@(posedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(posedge clk) gated <=en;assign gated_clk=gated|~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated|~clk;
’re working on a specification of a system with some digital parameter has min,typ and max h column would you put setup and hold time?
p time in max,hold time in min
p time in min,hold time in max
in max
in min
e are 3 ants at 3corners of a triangle. They randomly start moving towards another is the probability that won’t collide?
a.0
b.1/8
c/1/4
d.1/3
you look at a clock and the time is 3: is angle between the hour and the minute hand?
a.0
b.360/48
3.360/12
d.360/4
many times per day a clock’s hands overlap?
a.11
b.22
c.24
d.26
8.d flip-flop :t_setup=3 ns; t_hold =1 ns; t_ck2q= is the max clock frequency the circuit can handle?
A.200mhz
b.250mhz
c.500mhz
d.1ghz
ical design
re tape-out,which routine check should be performed for your layout database in 0.18 um process?
&antenna
lation
to fix antenna effect?
the wire wider and shorter
ge lower metal to upper metal
ect with diode of metal and diffusion
ge upper metal to lower metal
e.b&c
se expain lvs
c versus schematic
ut versus schematic
ut via synthesis
c via synthesis
to control clock skew?
balanced clock tree
ease the fanout
clock buffer evenly
ease clock latency
to avoid hold_time violation?
r the clock speed
clock arrive later
clock arrive earlier
data arrive later
data arrive earlier
kinds of factors reflect good floor plan?
routing
timing met
gh power supply
d.a&b
e.a&b&c
cause cell delay?
t-pin transition time
ut-pin capacitance.
ut-pin resistance
d.a&b
e.b&c
need i/o pads for each chip?
protection
age level shift
h-up prevention
d.a&c
e.a&b&c
h one is worse-case in 0.18um process?
1.1.8v,25c
2.1.98v,125c
3.1.62v,-40c
4.1.62v,125c
5.1.98v,-40c
power plan is not good,what’ll happen to the chip?
a.hot-spot
age drop
ng not met
ing is tough
of above
itecture design
are two images,the first image has a person in front of a blackboard in a classroom and the second image has a person in front of a lush two images are compressed using the jpeg algorithm.
first image will have larger file size.
second image will have a larger file size.
would you round a 10b number,x,at the 3rd(上角)bit?
a.(x>>2)<<2.
b.(x>>3)<<3.
c.((x+4)>>2)<<2
d.((x+4)>>2)<<3
e.((x+8)>>2)<<3
f.((x+8)>>3)<<3
happens if the number in 2 is negative?
A ignore
it absolute ,do the operation in 2,and add sign back
of the above
would you multiply a 4 in hardware?
4 adders each is offset from the provious adder by 1bit.
a booth multip;ier with 4b coefficient.
wires.
a barrel shifter.
is a fifo?what is a filo?which one is a queue? Which one is a stack?
is a queue and filo is a stack.
is the name of a dog. Filo is the name of a cat.
is a stack and filo is a queue.
would you design a barrel shifter?
multiple stages of 2乘2 multiplexers
a crossbar switch that can switch any inputs to any outputs
a clos network
muxes to switch between all combinations of hardwired shifts.
還有chip verification、algorithm design、hardware design、analog design。
-
沃爾瑪筆試分享
Wal-Mart筆試剛從沃爾瑪筆試回來立馬抱了電腦上牀了頭痛……上午是説明會和填表在我看來有點多餘主要就是在宣揚他家的企業文化下午分組筆試我是第一組1:30--2:30正是最瞌睡的時候做完出來只覺得頭痛欲裂噁心想吐題目倒也不難,中譯英,英譯中,25道英文...
-
華為的筆試題目
讓對這個寓言發表見解,呵呵,挺老套的。管理寓言:一無所知的老海象下面的情形如何?老海象端坐在海邊的一塊巨巖上,大聲發問。他期待着聽到好消息。巖石下的一羣小海象嘀咕了一會兒,事情一點都不妙,但沒有哪隻海象願意告訴這位老祖宗真相。他是海象羣中年齡最大也最聰明...
-
歐司朗筆試因禍得福
歐司朗筆試題目要求一小時搞定,主要包括:英語題目,專業題考什麼是光電效應,LED發光的原因,還有幾道畫圖的。都是電子的基礎題吧,可是我都不會做,唉!誰叫我過去不努力呢!胡亂寫些就過去了。前後不到10分鐘,然後就是問答題,英語回答,英語提問。第一題是中譯英,順便跟自己做下...
-
思科(CISCO)筆試題目
以下問題來源於網絡收集,感謝網友們的筆試經驗分享!第一類:1.為什麼"ethic"對於一個銷售人員來説很重要?ethic能起到什麼作用?2.假設一個場景:你去見一個客户,同時遇到了你的競爭對手之一,有恰巧有一個機會他離開片刻,把Notebook留在桌上,你有足夠的時間去browse,這會使你...
相關文章
- 英文簡歷(行政助理)ADMINISTRATIVE ASSISTANT(Personnel)
- 豪威(Omnivision)筆試題目
- Macquarie psychometric assessment 筆經(上海交大BBS 2007.12.26)
- 英偉達(NVIDIA)筆試題目(graphics architect的intern)
- 路易威登(Louis Vuitton)面試題目
- 凹凸電子筆試題目(Linux Software Engineer)
- 英語名言警句nothing is impossible to a willing mind
- 奇夢達(Qimonda)筆試面試經驗(Product Engineer 西安)
- Nov 9, Citi Online Test 筆經
- 泰鼎(Trident) 筆試題目(IC logic design CM方向)