豪威(Omnivision)筆試題目(2005)
面試筆試3.09W
Omnivision examiner use only
2005 china career fair exam
1 logic design
e is a fifo design which the clock of data input is running at 100mhz,while the clock of data output is running at input data is a fix pattern .800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no big the fifo should be in order to avoid data over/under_run?please select the minimum depth below to meet the requirement.
A.160 b.200 c.800 d .1000
osedly there is acombinational circuit between two registers driven by a will you do if the delay of the combinational circuit is greater than the clock signal?
reduce clock frequency increase clock frequency
make it pipelining d to make it multi_cycle
h of the follow circuits can generate gitch free gated_clk?
ys@(posedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(posedge clk) gated <=en;assign gated_clk=gated|~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated|~clk;
’re working on a specification of a system with some digital parameter has min,typ and max h column would you put setup and hold time?
p time in max,hold time in min
p time in min,hold time in max
in max
in min
e are 3 ants at 3corners of a triangle. They randomly start moving towards another is the probability that won’t collide?
a.0
b.1/8
c/1/4
d.1/3
you look at a clock and the time is 3: is angle between the hour and the minute hand?
a.0
b.360/48
3.360/12
d.360/4
many times per day a clock’s hands overlap?
a.11
b.22
c.24
d.26
8.d flip-flop :t_setup=3 ns; t_hold =1 ns; t_ck2q= is the max clock frequency the circuit can handle?
A.200mhz
b.250mhz
c.500mhz
d.1ghz
ical design
re tape-out,which routine check should be performed for your layout database in 0.18 um process?
&antenna
lation
to fix antenna effect?
the wire wider and shorter
ge lower metal to upper metal
ect with diode of metal and diffusion
ge upper metal to lower metal
e.b&c
se expain lvs
c versus schematic
ut versus schematic
ut via synthesis
c via synthesis
to control clock skew?
balanced clock tree
ease the fanout
clock buffer evenly
ease clock latency
to avoid hold_time violation?
r the clock speed
clock arrive later
clock arrive earlier
data arrive later
data arrive earlier
kinds of factors reflect good floor plan?
routing
timing met
gh power supply
d.a&b
e.a&b&c
cause cell delay?
t-pin transition time
ut-pin capacitance.
ut-pin resistance
d.a&b
e.b&c
need i/o pads for each chip?
protection
age level shift
h-up prevention
d.a&c
e.a&b&c
h one is worse-case in 0.18um process?
1.1.8v,25c
2.1.98v,125c
3.1.62v,-40c
4.1.62v,125c
5.1.98v,-40c
power plan is not good,what’ll happen to the chip?
a.hot-spot
age drop
ng not met
ing is tough
of above
itecture design
are two images,the first image has a person in front of a blackboard in a classroom and the second image has a person in front of a lush two images are compressed using the jpeg algorithm.
first image will have larger file size.
second image will have a larger file size.
would you round a 10b number,x,at the 3rd(上角)bit?
a.(x>>2)<<2.
b.(x>>3)<<3.
c.((x+4)>>2)<<2
d.((x+4)>>2)<<3
e.((x+8)>>2)<<3
f.((x+8)>>3)<<3
happens if the number in 2 is negative?
A ignore
it absolute ,do the operation in 2,and add sign back
of the above
would you multiply a 4 in hardware?
4 adders each is offset from the provious adder by 1bit.
a booth multip;ier with 4b coefficient.
wires.
a barrel shifter.
is a fifo?what is a filo?which one is a queue? Which one is a stack?
is a queue and filo is a stack.
is the name of a dog. Filo is the name of a cat.
is a stack and filo is a queue.
would you design a barrel shifter?
multiple stages of 2乘2 multiplexers
a crossbar switch that can switch any inputs to any outputs
a clos network
muxes to switch between all combinations of hardwired shifts.
還有chip verification、algorithm design、hardware design、analog design。
2005 china career fair exam
1 logic design
e is a fifo design which the clock of data input is running at 100mhz,while the clock of data output is running at input data is a fix pattern .800 input clocks carry in 800 data continuously,and the other 200 clocks carry in no big the fifo should be in order to avoid data over/under_run?please select the minimum depth below to meet the requirement.
A.160 b.200 c.800 d .1000
osedly there is acombinational circuit between two registers driven by a will you do if the delay of the combinational circuit is greater than the clock signal?
reduce clock frequency increase clock frequency
make it pipelining d to make it multi_cycle
h of the follow circuits can generate gitch free gated_clk?
ys@(posedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated&~clk;
ys@(posedge clk) gated <=en;assign gated_clk=gated|~clk;
ys@(negedge clk) gated <=en;assign gated_clk=gated|~clk;
’re working on a specification of a system with some digital parameter has min,typ and max h column would you put setup and hold time?
p time in max,hold time in min
p time in min,hold time in max
in max
in min
e are 3 ants at 3corners of a triangle. They randomly start moving towards another is the probability that won’t collide?
a.0
b.1/8
c/1/4
d.1/3
you look at a clock and the time is 3: is angle between the hour and the minute hand?
a.0
b.360/48
3.360/12
d.360/4
many times per day a clock’s hands overlap?
a.11
b.22
c.24
d.26
8.d flip-flop :t_setup=3 ns; t_hold =1 ns; t_ck2q= is the max clock frequency the circuit can handle?
A.200mhz
b.250mhz
c.500mhz
d.1ghz
ical design
re tape-out,which routine check should be performed for your layout database in 0.18 um process?
&antenna
lation
to fix antenna effect?
the wire wider and shorter
ge lower metal to upper metal
ect with diode of metal and diffusion
ge upper metal to lower metal
e.b&c
se expain lvs
c versus schematic
ut versus schematic
ut via synthesis
c via synthesis
to control clock skew?
balanced clock tree
ease the fanout
clock buffer evenly
ease clock latency
to avoid hold_time violation?
r the clock speed
clock arrive later
clock arrive earlier
data arrive later
data arrive earlier
kinds of factors reflect good floor plan?
routing
timing met
gh power supply
d.a&b
e.a&b&c
cause cell delay?
t-pin transition time
ut-pin capacitance.
ut-pin resistance
d.a&b
e.b&c
need i/o pads for each chip?
protection
age level shift
h-up prevention
d.a&c
e.a&b&c
h one is worse-case in 0.18um process?
1.1.8v,25c
2.1.98v,125c
3.1.62v,-40c
4.1.62v,125c
5.1.98v,-40c
power plan is not good,what’ll happen to the chip?
a.hot-spot
age drop
ng not met
ing is tough
of above
itecture design
are two images,the first image has a person in front of a blackboard in a classroom and the second image has a person in front of a lush two images are compressed using the jpeg algorithm.
first image will have larger file size.
second image will have a larger file size.
would you round a 10b number,x,at the 3rd(上角)bit?
a.(x>>2)<<2.
b.(x>>3)<<3.
c.((x+4)>>2)<<2
d.((x+4)>>2)<<3
e.((x+8)>>2)<<3
f.((x+8)>>3)<<3
happens if the number in 2 is negative?
A ignore
it absolute ,do the operation in 2,and add sign back
of the above
would you multiply a 4 in hardware?
4 adders each is offset from the provious adder by 1bit.
a booth multip;ier with 4b coefficient.
wires.
a barrel shifter.
is a fifo?what is a filo?which one is a queue? Which one is a stack?
is a queue and filo is a stack.
is the name of a dog. Filo is the name of a cat.
is a stack and filo is a queue.
would you design a barrel shifter?
multiple stages of 2乘2 multiplexers
a crossbar switch that can switch any inputs to any outputs
a clos network
muxes to switch between all combinations of hardwired shifts.
還有chip verification、algorithm design、hardware design、analog design。
-
詳版金地筆試題
詳版金地筆試題發信人:greenmoss(青苔),信區:Work公文筐測試筆試題1測試一:現在已經是11月了,你手裏有一大堆的任務要去做,這些任務是:1.各個公司開始來學校開招聘會,你想參加;2.你在一個公司做兼職;3.收到一些公司的面試通知;4.和男/女朋友約會;5.參加學校組織的一些活...
-
2007.中國銀行筆試經驗
1月3號,別人都還在假期的幸福中呢,BT的中國銀行在這個時候開考,而且天還下着雨,陰冷陰冷的。。。不過確實是抱着體驗的心理,想去看看傳説中的4小時的考試到底考點什麼,所以我還是掛上mp3,衝進了雨裏。趕到那個在邊邊角角的上海商學院,在路上竟然險遇新疆小孩,發現有人拉...
-
今天去了明基筆試
今天是一個很鬱悶的日子!下午去聽了明基的宣講會,是我第一次很認真的聽的一次,連bj我都沒有這麼認真的聽過,我還做了筆記。但是最悲慘的事情還是發生了。晚上筆試的時候,我心態一直都挺好的,6:00pm,IQ測試做起來除了幾個單詞不認識的都還可以,6:45發了第二套卷子,卷子上表...
-
國家電網筆試技巧
筆試很簡單。專業課,考的是最基礎的內容,考試時間2個半小時,充裕的可以當兔子。比如計算機,考了三門。一門數據庫,都是SQL操作,加一道元組運算操作一道關係代數操作(偶這個時候想砍那個傳數據庫課件給偶的師弟或是師妹,居然傳給偶的是高級數據庫,嗚嗚,一點基礎內容都沒...
相關文章
- Macquarie psychometric assessment 筆經(上海交大BBS 2007.12.26)
- 英語名言警句nothing is impossible to a willing mind
- 凹凸電子筆試題目(Linux Software Engineer)
- 泰鼎(Trident) 筆試題目(IC logic design CM方向)
- 奇夢達(Qimonda)筆試面試經驗(Product Engineer 西安)
- 英偉達(NVIDIA)筆試題目(graphics architect的intern)
- Nov 9, Citi Online Test 筆經
- 路易威登(Louis Vuitton)面試題目
- 豪威(Omnivision)筆試題目
- 英文簡歷(行政助理)ADMINISTRATIVE ASSISTANT(Personnel)